RTL DESIGN, FPGA Design - VHDL, Verilog,,RF Design, System Verilog, PERL/Shell script ,OVM,UVM.

Company: Confidential
Qualification: Bachelor Of Technology (B.Tech/B.E)
Experience: 4 to 8
Salary: 2.50 to 7.00
location: Bengaluru / Bangalore, Hyderabad / Secunderabad
Ref: 24777914
Summary: Responsibilities include RTL development, resolving system level challenges, architecting, implementing,....

source //www.monsterindia.com/details/24777914.html